[1] Weste, N.H. and Harris, D., 2015. CMOS VLSI design: a circuits and systems perspective. Pearson Education India.
[2] Iijima, Sumio. "Helical microtubules of graphitic carbon." nature 354, no. 6348 (1991): 56.
[3] Novoselov, Kostya S., Andre K. Geim, Sergei V. Morozov, D. Jiang, Y_ Zhang, Sergey V. Dubonos, Irina V. Grigorieva, and Alexandr A. Firsov. "Electric field effect in atomically thin carbon films." science 306, no. 5696 (2004): 666-669.
[4] Tans, Sander J., Alwin RM Verschueren, and Cees Dekker. "Room-temperature transistor based on a single carbon nanotube." Nature 393, no. 6680 (1998): 49.
[5] Bachtold, Adrian, Peter Hadley, Takeshi Nakanishi, and Cees Dekker. "Logic circuits with carbon nanotube transistors." Science 294, no. 5545 (2001): 1317-1320.
[6] Kundu, Sandip, Saraju P. Mohanty, and Nagarajan Ranganathan. "Guest editorial-Design methodologies for nanoelectronic digital and analogue circuits." IET Circuits, Devices & Systems 7, no. 5 (2013): 221-222.
[7] Raychowdhury, Arijit, and Kaushik Roy. "Carbon-nanotube-based voltage-mode multiple-valued logic design." IEEE Transactions on Nanotechnology 4, no. 2 (2005): 168-179.
[8] Moaiyeri, Mohammad Hossein, Akbar Doostaregan, and Keivan Navi. "Design of energy-efficient and robust ternary circuits for nanotechnology." IET Circuits, Devices & Systems 5, no. 4 (2011): 285-296.
[9] Lin, Sheng, Yong-Bin Kim, and Fabrizio Lombardi. "CNTFET-based design of ternary logic gates and arithmetic circuits." IEEE transactions on nanotechnology 10, no. 2 (2009): 217-225.
[10] Navi, K., M. Rashtian, A. Khatir, P. Keshavarzian, and O. Hashemipour. "High speed capacitor-inverter based carbon nanotube full adder." Nanoscale research letters 5, no. 5 (2010): 859.
[11] Moaiyeri, Mohammad Hossein, Reza Faghih Mirzaee, Keivan Navi, and Omid Hashemipour. "Efficient CNTFET-based ternary full adder cells for nanoelectronics." Nano-Micro Letters 3, no. 1 (2011): 43-50.
[12] Keshavarzian, Peiman, and Rahil Sarikhani. "A novel CNTFET-based ternary full adder." Circuits, Systems, and Signal Processing 33, no. 3 (2014): 665-679.
[13] Sridharan, K., Sundaraiah Gurindagunta, and Vikramkumar Pudi. "Efficient multiternary digit adder design in CNTFET technology." IEEE transactions on Nanotechnology 12, no. 3 (2013): 283-287.
[14] Jasemi, Masoomeh, Reza Faghih Mirzaee, Keivan Navi, and Nader Bagherzadeh. "Voltage mirror circuit by carbon nanotube field effect transistors for mirroring dynamic random access memories in multiple-valued logic and fuzzy logic." IET Circuits, Devices & Systems 9, no. 5 (2015): 343-352.
[15] Miller, D. Michael, and Mitchell A. Thornton. "Multiple valued logic: Concepts and representations." Synthesis lectures on digital circuits and systems 2, no. 1 (2007): 1-127.
[16] Behrooz, Parhami. "Computer arithmetic: Algorithms and hardware designs." Oxford University Press 19 (2000): 512583-512585.
[17] Deng, Jie, and H-S. Philip Wong. "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region." IEEE Transactions on Electron Devices 54, no. 12 (2007): 3186-3194.
[18] Dhande, A. P., and V. T. Ingole. "Design and implementation of 2 bit ternary ALU slice." In Proc. Int. Conf. IEEE-Sci. Electron., Technol. Inf. Telecommun, pp. 17-21. 2005.
[19] Murotiya, Sneh Lata, and Anu Gupta. "Design of high speed ternary full adder and three-input XOR circuits using CNTFETs." In 2015 28th International Conference on VLSI Design, pp. 292-297. IEEE, 2015.
[20] Karmakar, Supriya, John A. Chandy, and Faquir C. Jain. "Design of ternary logic combinational circuits based on quantum dot gate FETs." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, no. 5 (2012): 793-806.
[21] Cotofana, Sorin, Casper Lageweg, and Stamatis Vassiliadis. "Addition related arithmetic operations via controlled transport of charge." IEEE Transactions on Computers 54, no. 3 (2005): 243-256.
[22] Srinivasu, Bodapati, and K. Sridharan. "Carbon nanotube FET-based low-delay and low-power multi-digit adder designs." IET Circuits, Devices & Systems 11, no. 4 (2016): 352-364.
[23] Bansal, Malti, Harmandeep Singh, and Gaurav Sharma. "A taxonomical review of multiplexer designs for electronic circuits & devices." Journal of Electronics 3, no. 02 (2021): 77-88.
[24] Muranaka, Noriaki, and Shigeru Imanishi. "Construction of up‐down‐type and shift‐register‐type counters using ternary flip‐flop circuits." Systems and Computers in Japan 16, no. 5 (1985): 97-105.
[25] Tabrizchi, Sepehr, Atiyeh Panahi, Fazel Sharifi, Hamid Mahmoodi, and Abdel-Hameed A. Badawy. "Energy-efficient ternary multipliers using CNT transistors." Electronics 9, no. 4 (2020): 643.
[26] Lin, Sheng, Yong-Bin Kim, and Fabrizio Lombardi. "CNTFET-based design of ternary logic gates and arithmetic circuits." IEEE transactions on nanotechnology 10, no. 2 (2009): 217-225.
[27] Moaiyeri, Mohammad Hossein, Akbar Doostaregan, and Keivan Navi. "Design of energy-efficient and robust ternary circuits for nanotechnology." IET Circuits, Devices & Systems 5, no. 4 (2011): 285-296.
[28] Samadi, Hadi, Ali Shahhoseini, and Faramarz Aghaei-liavali. "A new method on designing and simulating CNTFET_based ternary gates and arithmetic circuits." Microelectronics Journal 63 (2017): 41-48.
[29] Tabrizchi, Sepehr, MohammadReza Taheri, Keivan Navi, and Nader Bagherzadeh. "Novel CNFET ternary circuit techniques for high‐performance and energy‐efficient design." IET Circuits, Devices & Systems 13, no. 2 (2019): 193-202.
[30] Rahbari, Katayoun, and Seied Ali Hosseini. "Novel ternary D-flip-flap-flop and counter based on successor and predecessor in nanotechnology." AEU-International Journal of Electronics and Communications 109 (2019): 107-120.
[31] Kang, Yaopeng, Pengjun Wang, Yuejun Zhang, and Gang Li. "Design of ternary pulsed reversible counter based on CNFET." In 2017 IEEE 12th International Conference on ASIC (ASICON), pp. 375-378. IEEE, 2017.
[32] Deng, Jie, and H-S. Philip Wong. "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region." IEEE Transactions on Electron Devices 54, no. 12 (2007): 3186-3194.
[33] Sharma, Trapti, and Deepa Sharma. "Design of ternary flip-flop cells using Maximum/Minimum logic operators in carbon nanotube technology." In 2022 Second International Conference on Artificial Intelligence and Smart Energy (ICAIS), pp. 1693-1697. IEEE, 2022.
[34] Moaiyeri, Mohammad Hossein, Molood Nasiri, and Nooshin Khastoo. "An efficient ternary serial adder based on carbon nanotube FETs." Engineering Science and Technology, an International Journal 19, no. 1 (2016): 271-278.
[35] Andreev, Maksim, Seunghwan Seo, Kil‐Su Jung, and Jin‐Hong Park. "Looking beyond 0 and 1: principles and technology of multi‐valued logic devices." Advanced Materials 34, no. 51 (2022): 2108830.
[36] Sandhie, Zarin Tasnim, Jill Arvindbhai Patel, Farid Uddin Ahmed, and Masud H. Chowdhury. "Investigation of multiple-valued logic technologies for beyond-binary era." ACM Computing Surveys (CSUR) 54, no. 1 (2021): 1-30.
[37] Zecchi, S.; Cristoforo, G.; Piatti, E.; Torsello, D.; Ghigo, G.; Tagliaferro,A.; Rosso,C.; Bartoli, M.A Concise Review of Recent Advancements in Carbon NanotubesforAerospace Applications.Micromachines 2025; 16(1):53.
